



# ECE 320 - Final (pt 1) - Name \_\_\_\_\_

## Semiconductors & Diodes

1) Load Lines: Assume the VI characteristics for the diode is as shown in the graph. Draw the load line for the following circuit and determine  $I_d$  and  $V_d$ . Assume  $R = 900 + 100 * (\text{your birth month}) + (\text{your birth date})$ .

| R<br>900 + 100*mo + day | Load Line<br>x-intercept (volts) | Load Line<br>y-intercept (mA) | Vd<br>Volts | Id<br>mA     |
|-------------------------|----------------------------------|-------------------------------|-------------|--------------|
| <b>1414</b>             | <b>5.857V</b>                    | <b>10.0mA</b>                 | <b>2.4V</b> | <b>5.5mA</b> |



x-intercept ( $I_d = 0$ )

$$V_d = \left( \frac{1414}{1414 + 1000} \right) 10V = 5.857V$$

y-intercept ( $V_d = 0$ )

$$I_d = \left( \frac{10V}{1000\Omega} \right) = 10mA$$

2) Nonlinear equations: Diode circuit


Assume the VI characteristics for the diodes shown below are

$$V_d = 0.038 \ln(10^{11} \cdot I_d + 1) \quad I_d = 10^{-11} .$$

3) Ideal Silicon Diodes. Assume the diodes in this circuit are ideal silicon diodes:

- $V_d = 0.7V$        $I_d > 0$
- $I_d = 0$              $V_d < 0.7V$
- $R = 900 + 100 * (\text{your birth month}) + (\text{birth date})$ .

| R<br>900 + 100*mo + day | $I_{d1}$      | $I_{d2}$       | $I_{d3}$  |
|-------------------------|---------------|----------------|-----------|
| <b>1414</b>             | <b>0</b>      | <b>1.578mA</b> | <b>0</b>  |
| V1                      | V2            | V3             | V4        |
| <b>7.571V</b>           | <b>7.291V</b> | <b>6.871V</b>  | <b>0V</b> |








# ECE 320 - Final (pt 2) - Name \_\_\_\_\_

## Transistors and Mosfets

6) Determine the current gain,  $\beta$ . Also draw the load line and determine the operating point when  $V_{in} = 5V$

| R<br>900 + 100*Mo + Day | Current Gain<br>$h_{fe} = \beta$ | Load Line<br>x-intercept (Volts) | Load Line<br>y-intercept (mA) | Vce<br>$V_{in} = 5V$ | Ic<br>$V_{in} = 5V$ |
|-------------------------|----------------------------------|----------------------------------|-------------------------------|----------------------|---------------------|
| <b>1414</b>             | <b>25</b>                        | <b>20V</b>                       | <b>133.3mA</b>                | <b>8.596V</b>        | <b>76.025mA</b>     |




7) Design a Schmitt Trigger & transistor switch

- Turns on the LED at 50mA when  $R_t < 2000$  Ohms
- Turns off the LED when  $R_t > 2200$  Ohms

Assume

- $R = 900 + 100 \cdot (\text{your birth month}) + (\text{your birth date})$
- $V_{ce(sat)} = 0.2V$
- Current gain  $\beta = 100$




$R_t = 2000$ :

•

8) DTL Logic: Determine the voltages and currents for the following DTL logic gage. Assume

- $R = 900 + 100 \cdot (\text{your birth month}) + (\text{birth day})$
- Ideal silicon diodes ( $V_f = 0.7V$ ), and
- Ideal 3904 transistors ( $V_{be} = 0.7V$ ,  $V_{ce(sat)} = 0.2V$ ,  $\beta = 100$ )

| R<br>900 + 100*mo + da | V1                       | V2                   | V3                       | I4             | I5              | I6             |
|------------------------|--------------------------|----------------------|--------------------------|----------------|-----------------|----------------|
| <b>1414</b>            | <b>0.2V</b><br>saturated | <b>9.021V</b><br>off | <b>0.2V</b><br>saturated | <b>2.051mA</b> | <b>0</b><br>off | <b>4.895mA</b> |






9) MOSFET Load Line: For the following MOSFET circuit

- Determine the transconductance gain,  $k_n$ ,
- Draw the load line (x and y intercept), and
- Determine  $\{V_{ds}, I_{ds}\}$  when  $V_g = 7V$

| $k_n$<br>transconductance gain | Load Line<br>x-intercept | Load Line<br>y intercept | $V_{ds}$<br>$V_g = 7V$ | $I_{ds}$<br>$V_g = 7V$ | Operating<br>Region<br>off / active / ohmic |
|--------------------------------|--------------------------|--------------------------|------------------------|------------------------|---|
| <b>0.015 A/V<sup>2</sup></b>   | <b>10V</b>               | <b>222.2 mA</b>          | <b>4.6V</b>            | <b>120mA</b>           | <b>saturated</b>                            |



$$270mA = \frac{k_n}{2}(9V - 3V)^2$$

$$k_n = 0.015 \frac{A}{V^2}$$

10) CMOS Logic

a) Design a CMOS logic gate to implement  $Y=f(A,B,C,D)$

|    |    | CD |    |    |    |
|----|----|----|----|----|----|
|    |    | 00 | 01 | 11 | 10 |
| AB | 00 | 0  | 0  | 1  | 1  |
|    | 01 | x  | 0  | x  | 0  |
|    | 11 | 0  | x  | x  | 0  |
|    | 10 | 1  | 1  | 0  | 0  |

$$\bar{Y} = B + \bar{A}\bar{C} + AC$$

